phase shift as small as 21 microdegrees is possible. Due to limitations in the noise floor at microwave frequencies, data was collected at postdivided frequencies 50 MHz and 400
MHz resulting in a best case measured phase step of 21 millidegrees at 50 MHz with a high degree of measurement certainty.
Index Terms-Fractional-N frequency synthesizers, phase control, phase-locked loops (PLLs).
I. IN TRODUCTION
Zero-IF (ZIF) and low-IF architectures employ quadra ture demodulation techniques that theoretically provide infinite image rejection during down-conversion. However, in practice, ZIF and low-IF quadrature architectures will suffer in IF rejection due to mismatches between the in phase (I) and the quadrature (Q) branches of the receiver. Known as I1Q mismatch, this phenomenon is primarily introduced at two different points in the receiver; in the local oscillator (LO) and in subsequent mixers and filters [I] , [2] . The introduced mismatch is a result of the finite tolerances of the analog components implemented in the receiver. In addition, the LO can introduce an imbalance due to imperfect orthogonality. By implementing a phase shifter in the LO with very fine phase control, deep IF nulling can be achieved.
Recent work performed by Tajima et at. in [3] demon strated a fractional-N PLL phase shifter through cyclic shift and composition of control data of frequency dividers. Their work resulted in a system whose measured phase difference error was no greater than ±2° within the L band. PLL-based direct digital synthesizers (DDSs) phase shifters have been reported in [4], [5] with similar mea sured phase difference errors.
This paper demonstrates a delta-sigma fractional-N PLL phase shifter capable of millidegree phase steps through a 24 bit fractional modulator. Phase shift steps in the time domain are inversely proportional to the frequency of the output signal in as such that phase changes become difficult to detect at microwave frequencies. Using conven tional measurement equipment, phase steps were measured at postdivided output frequencies 50 MHz and 400 MHz and compared to both simulated and predicted values. In addition, regression data is presented to demonstrate the capability of the phase shifter beyond the noise floors of both the simulation and measurement setups.
II. SIMULATION AND EXPERIMENTAL SETUP
Two on-chip independently programmable delta-sigma fractional-N PLL synthesizers (north and south) with 24 bit fractional accuracy were developed in 65 nm CMO S as seen in Fig. I . The chip requires a 256 bit codeword to control the programmable settings of both the north and south PLLs. (1)
The phase step in (I) can be translated into the time-domain, /).t , through the output frequency of the PLL, fo,
Equation (2) reveals a trade-off between the output fre quency of the PLL and the time step; as the output frequency increases the time step decreases and requires a more precise and higher-certainty measurement. In par ticular, any experimental setup must be able to measure a time step equal to or less than (3) in order to approach the theoretical limit in (I) . At microwave frequencies, the time step in (3) is difficult to measure and therefore requires the VCO output to be postdivided to RF frequencies during experimentation.
The fractional-N PLL was simulated in a cycle accurate VerilogNerilog-A simulator while the delta-sigma modu lator was modeled at the gate level in Verilog. The analog portions of the loop employed abstracted models that were compared against SPICE for accuracy. The fractional-N PLL was designed with a high bandwidth enabled in part with a quantization noise canceling DAC. However, the small amount of output jitter contributed by the fractional N modulator noise limits the observable resolution.
In order to obtain measured data to compare to simu lated, the chip was mounted to a printed circuit board as seen in Fig. 2 and Table I lists the PLL settings necessary to produce the desired output frequencies during experi mental testing. The test board consists of separate outputs for the north and south PLLs, DC voltage regulators, a high impedance input buffer to the programming registers, and two options for providing the reference clock to the chip; either an on-board 50 MHz crystal can be used to provide the reference signal for both PLLs or the crystal can be placed in a tristate mode and the reference clock can be fed into the test board from an external source. The PLL was programmed at 60 MHz using an FPGA.
During both simulations and measurements, the fractional-N noise is roughly 4ps RMS. Comparing two output phases, each measured over 12,500 samples, and each having an RMS jitter of 4ps RMS leads to an accuracy of v'2 (4 ps) J12,500 = 0.05 ps = 11 millidegrees.
For the experimental setup, the output of the north PLL provided the reference phase while the south was adjusted such that the resulting phase step, in degrees, was equal to 
N is the number of reference cycles, WA is fractional-N control word A, WB is fractional-N control word B, FREF is the frequency of the reference clock, and /).t step is the duration of the frequency step /).f south . Substitution of (6) and (7) into (5) yields
(8) Figure 3 shows the timing diagram used to program the desired phase step.
III. EXPERIMENTAL RESULTS
Figures 4 and 5 show the simulated and measured phase shift step versus expected, based on (8), compared to predicted values at a constant VCO output of 2.45 GHz and 3.2 GHz, postdivided to 50 MHz and 400
Freq. Word ____ ;... ._ W :..:.: A �__::_--- MHz, respectively, in order to obtain measurable data as discussed above. In addition to simulated, measured, and predicted values, Figs. 4 and 5 show a regression line that demonstrates the possible theoretical phase step of the PLL phase shifter beyond the noise floors of the simulation and measurement setups. Both measured and simulated data discontinue at the beginning of the regression line as at that point both are at their respective noise floors. The regression line terminates at the theoretical limit imposed by (1) that assumes a programming time no greater than 
10-6L---
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IV. CONCLUSION
A fractional-N delta-sigma PLL phase shifter was pre sented that is capable of phase shift steps in millidegrees at RF and microwave frequencies. Simple calculations revealed the theoretical phase step of the PLL phase shifter to be approximately 21 microdegrees when using a 24 bit fractional modulator, but is difficult to measure due to noise floor limitations at microwave frequencies. Simulated and measured results matched well with pre dicted responses up to the noise floors of the simulation and measurement setups and demonstrated a best case measured phase step of 21 millidegrees at 50 MHz.
